收藏本站
W9864G6JH
7.11 Burst Stop Command
A Burst Stop Command may be used to terminate the existing burst operation but leave the bank
open for future Read or Write Commands to the same page of the active bank, if the burst length is full
page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop
Command is defined by having RAS and CAS high with CS and WE low at the rising edge of
the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS
Latency in a burst read cycle, interrupted by Burst Stop.
7.12 Addressing Sequence of Sequential Mode
A column access is performed by increasing the address from the column address which is input to
the device. The disturb address is varied by the Burst Length as shown in Table 2.
Table 2 Address Sequence of Sequential Mode
DATA
Data 0
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 7
ACCESS ADDRESS
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
BURST LENGTH
BL = 2 (disturb address is A0)
No address carry from A0 to A1
BL = 4 (disturb addresses are A0 and A1)
No address carry from A1 to A2
BL = 8 (disturb addresses are A0, A1 and A2)
No address carry from A2 to A3
7.13 Addressing Sequence of Interleave Mode
A column access is started in the input column address and is performed by inverting the address bit
in the sequence shown in Table 3.
Table 3 Address Sequence of Interleave Mode
DATA
Data 0
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 7
ACCESS ADDRESS
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
A8 A7 A6 A5 A4 A3 A2 A1 A0
-9-
BURST LENGTH
BL = 2
BL = 4
BL = 8
Publication Release Date: Jun. 25, 2013
Revision A04
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
WM-5614 CABINET WALL MOUNT 37.25X17.9"
WRR-2244 RACK WALL MOUNT RELAY 42" X 19"
WRR-2264 RACK WALL MOUNT 75.25" X 19"
X28C512JIZ-12 IC EEPROM 512KBIT 120NS 32PLCC
X28HC256SIZ-90 IC EEPROM 256KBIT 90NS 28SOIC
X28HC64JIZ-90 IC EEPROM 64KBIT 90NS 32PLCC
XCARD XK-1A DEV KIT EVENT-DRIVEN PROC XS1-L1
XCARD XTAG-2 ADAPTER USB DEBUGGER JTAG XSYS2
相关代理商/技术参数
W9864G6JH-6I/TRAY 制造商:Winbond Electronics Corp 功能描述:
W9864G6JH-7 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst
W9864G6JH-7S 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst
W9864G6JT 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS SDRAM
W9864G6JT-6 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 54TFBGA
W987D2HB 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR
W987D2HBGX6E 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR
W987D2HBGX6I 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR